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Monitors Taxonomy Summary 
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Magnitude  Time Period  Density  Quan4za4on 
needs 
Temperature  Milliseconds  Hundreds/chip  ≈ 8 bits 
Cri4cal path  Microseconds  Hundreds/chip  ≈ 7 bits 
Supply voltage  Nanoseconds  Few/chip  ≈ 6 bits 




























































       2 
Monitor 




1 2 3 4 




















































Boundary‐ScanLike  504  9140   25227  1.39  20.50  61.85 
Digital Resource Sharing  374  9294  21207  1.02  21.33  52.00 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• 32 monitor network 
• 90 nm UMC Library 
• Area savings: 25% each monitor + 16% net 
• Power savings: 16% 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Conclusions 
• Current nanometer technologies allow the integraHon of 
million of transistors at the cost of 
▫  Increased power densiHes 
▫  Lower reliability 
• Designers should take care of all adverse effects 
▫ DFM, DTM, DPM 
• Need of a common infrastructure for monitoring and 
callibraHng the increased amount of sensors required by 
nowadays circuits 
• Proposed network 
▫ DigitalizaHon sharing, Hme mulHplexing based 
▫  Common interface 
▫  Low area and power overhead 
▫  Scalability, flexibility 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